

## COPY OF PAPERS ORIGINALLY FILED

**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	:	Raaijmakers et al.	) Group Art Unit 2812
App. No.	:	09/764,711 .	)
Filed	:	January 18, 2001	) ) )

For : METHOD OF DEPOSITING SILICON WITH HIGH STEP

COVERAGE

Examiner : Roman, A.

#5/TDS 3/7/02 V.Vannael

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Enclosed is form PTO-1449 listing 5 references that are also enclosed. This Information Disclosure Statement is being filed under 37 C.F.R. § 1.97(c)(2) before the mailing date of a final action and before the mailing of a Notice of Allowance. This Statement is accompanied by the fees set forth in 37 C.F.R. § 1.17(p). The Commissioner is hereby authorized to charge any additional fees which may be required or to credit any overpayment to Account No. 11-1410.

08/36/8005 W2EBJEAT VCT6022 0816 ETT

11 77:158

Respectfully submitted,

KNOBBE, MARTENS, OLSON & BEAR, LLP

Dated: January 24,200

.....

By:

Adeel S. Akhtar

Registration No. 41,394

Attorney of Record

620 Newport Center Drive

Sixteenth Floor

Newport Beach, CA 92660

(415) 954-4114

SHEET 1 OF
------------

FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. ASMEX.186DV1	COPY OF PAPER ORIGINALLY FILE	RS.PPLICATION NO. ED09/764,711
FEB 2 0 2002	APPLICANT Raaijmakers et al.		
(USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 18, 2001		GROUP 2812
N. IOEMINI			

			U.S. PATENT DOCUMENTS			
EXAMINER	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
INITIAL						
		<u> </u>				-,4
					F.	
		<del> </del>			i i	
						Tue

			FOREIGN PATENT DOCUMENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	NO
		-					
					<del> </del>		
					<u> </u>		J

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)				
	Coffa et al., "Defect Production and Annealing in Ion-Implanted Amorphous Silicon," Physical Review Letters, Vol. 70, No. 24, (June 14, 1993), pp.3756-				
	3759.  Kakkad et al., "Crystallized Si films by low-temperature rapid thermal annealing of amorphous silicon," J. Appl. Phys., Vol. 65, No. 5, (March 1, 1989), pp.				
	Kakkad et al., "Crystallized Si films by low-temperature rapid thermal annealing of an experience of the property of the prope				
	Library End Integration Effects On Gate Oxide Quality," Mat. Res. Soc. Symp. Proc., Vol. 420, (1990), pp. 551-555.				
	Voutsas, "Low Temperature Polysilicon Technology for Advanced Display Systems," Shapu Giho/Sharp Technical Journal, No. 69, (December 1997), pp				
	51-56. Stacked-Amorphous-Silicon Film as the Gate Structure for				
	Wu, "Suppression of the Boron Penetration Induced Dielectric Degradation by County 1996), pp. 303-310.  pMOSFET," IEEE Transactions On Electron Devices, Vol. 43, No. 2, (February 1996), pp. 303-310.				

W:\DOCS\ASA\ASA-11151.DOC 012402

EXAMINER

DATE CONSIDERED

\*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.